Nix Freaks 21

HL2 Citadel modelYoctoNixVegas/badgeNixVegas/pcbVerilogFPGARegister transfer languageTape-outHard ChipFactorioFunctorioSCALE 23xSCALE YouTubeCCCnix.ugREPRO-HPC Worksho...

Nix Freaks 22

Nix Freaks 23

Nix Freaks 24

Changelog | Nixtamalbuiltins.derivation outputs attributeAnatomy of an Atom | nrdxpContracts RFC 189 by ibizaman · Pull Request #432529 · NixOS/nixpkgscontracts: init ...

Nix Freaks 25

MidstallSoftware/aegis: Open source FPGA siliconMHRD on Steammomeemt (Mutsuha Asada)Finix - a daily-drivable experimental os, featuring finit as pid 1, to explore the ...

Nix Freaks 26

Ocean SprintrxRust/rxRust: Zero-cost & Type-safe Reactive Extensions for RustReactiveXtest: test_from_future_async_block_flat_map by mightyiam · Pull Request #271 · rx...

Nix Freaks 27

htnl list attribute valuesDesign rule checking - Wikipediaaegis: Open source FPGA siliconZERO Hydra Failures - NixOS Release WikirxRust fixed type inference issueadds ...